

Title		
Size A3	Number	Revision
Date: 2019/5/30		Sheet of
File: \\..\I-RF.SchDoc		Drawn By:



Title		
Size A3	Number	Revision
Date: 2019/5/30		Sheet of
File: \\..\2-DDR2.SchDoc		Drawn By:


SPI FLASH
3.3VD
D1
Diode
VDD_FLASH
R6
5.1K
SPI_CS0
SPI_MISO
U3
/CS VCC
DO /HOLD
/WP CLK
GND DI
SPI_CLK
SPI_MOSI
C38
0.1uF
W25Q256 WSON封装
GND
U8
SCL WP
VSS
SDA VCC
I2C_SCLK
I2C_SD
24LC02B
3.3V_RF
U7
MAX809
GND
VCC
RESET
Reset
Factory
R12
R14
5.1K
S1
S2
SW-CE
CPURST_N
WPS_RST_PBC
U1C
SPI_MISO
SPI_MOSI
SPI_CLK
SPI_CS0
SPI_CS1
I2C_SCLK
I2C_SD
GPIO_0
PORST_N
WDT_RST_N
UART_TXD1
UART_RXD1
UART_RXD0
UART_TXD0
I2S_CLK
I2S_WS
I2S_SDI
I2S_SDO
REF_CLK0
WLED_N
NC_1
R8
R13
DS1
YELLOW LED 0603
MT7688AN
U1D
AVDD33_USB
USB_VRT
USB_DP
USB_DM
AVDD12_PCIE
AVDD33_PCIE
PERST_N
PCIE_CKP0
PCIE_CKN0
PCIE_TXP0
PCIE_TXN0
PCIE_RXP0
PCIE_RXN0
PCIE_IO_VSS
C40
C41
4.7uF
SOC_1.2VD
C42
C43
0.1uF
R22
C46
10uF
5V
UD_P
UD_N
J1
DAT2
CD/DAT3
CMD
VDD
CLK
VSS
DAT0
DAT1
DET
TF Card
TF5033981892
R15
R16
R17
R18
R19
R20
R21
10K
C45
C44
SD_D2
SD_D3
SD_CMD
SD_CLK
SD_D0
SD_D1
SD_CD
SD_WP:0:write enable 1:write protect
SD_CD:0:card insert 1:no cardText
J2
VBUS
D-
D+
ID
MICRO_USB
U1E
AVDD33_TX_P0
AVDD33_COM
AVDD33_TX_P1234_1
AVDD33_TX_P1234_2
EPHY_VRT
C47
C48
R26
24.3K 1%
Close to MT7688
DBG_JTAG_MODE=0
P4_LED_AN_MODE=2B01
P3_LED_AN_MODE=2B01
P2_LED_AN_MODE=2B01
P1_LED_AN_MODE=2B01
P0_LED_AN_MODE=2B00
GPIO39
GPIO40
GPIO41
GPIO42
LINK0
EPHY_LED4_N_JTRST_N
EPHY_LED3_N_JTCLK
EPHY_LED2_N_JTMS
EPHY_LED1_N_JTDI
EPHY_LED0_N_JTDO
MDI_TN_P4
MDI_TP_P4
MDI_RN_P4
MDI_RP_P4
MDI_TN_P3
MDI_TP_P3
MDI_RN_P3
MDI_RP_P3
MDI_TN_P2
MDI_TP_P2
MDI_RN_P2
MDI_RP_P2
MDI_TN_P1
MDI_TP_P1
MDI_RN_P1
MDI_RP_P1
MDI_TN_P0
MDI_TP_P0
MDI_RN_P0
MDI_RP_P0
EPHY_APGIO_AIP_EN[4:1]=4b1111
SD_MODE=2B00
R37
UART2_MODE=2B00
PWM1_MODE=2B00
PWM0_MODE=2B00
SPIS_MODE=2B01
DS2
BLUE LED 0603
R31
NETREF
C49
R25
R27
R28
R29
50R
TXO_N
TXO_P
RXI_N
RXI_P
J3
TX+
TX-
RX+
RX-
RJ45
RXI_P
RXI_N
TXO_P
TXO_N
C50
C51
C52
C53
0.1uF
Title
Size
A3
Number
Revision
Date: 2019/5/30
File: \\..\3-Peripheral.SchDoc
Sheet of
Drawn By:



Title		
Size A	Number	Revision
Date: 2019/5/30		Sheet of
File: \\..\4-Expand.SchDoc		Drawn By:



Title		
Size: A4	Number	Revision
Date: 2019/5/30		Sheet of
File: \\..\5-PMU.SchDoc		Drawn By:



Bootstrapping Pins Description

Pin Name	Boot Strapping Signal Name	Description
UART_TXD1	DBG_JTAG_MODE	0: JTAG_MODE 1: EPHY_LED (default)
PERST_N	XTAL_FREQ_SEL	0: 25 MHz DIP 1: 40 MHz SMD
I2S_SDO	DRAM_TYPE	1: DDR1 0: DDR2 [note] This pin is valid for MT7628AN only. It needs to be pull-low for 7628KN which only supports DDR1.
{SPI_MOSI SPI_CLK, SPI_CS1}	CHIP_MODE[2:0]	A vector to set chip function/test/debug modes. 000: Boot from PLL (boot from SPI 3-Byte Addr) 001: Boot from PLL (boot from SPI 4-Byte Addr) 010: Boot from XTAL (boot from SPI 3-Byte Addr) 011: Boot from XTAL (boot from SPI 4-Byte Addr)
PAD_TXD0	EXT_BGCK	1: Test Mode 0: Normal (default)

Title		
Size A4	Number	Revision
Date: 2019/5/30		Sheet of
File: \\..\6-CONFIG.SchDoc		Drawn By:



Title		
Size: A4	Number	Revision
Date: 2019/5/30		Sheet of
File: \\..\7-POWER-USB2TTL.SchDoc		Drawn By:



Title		
Size: A4	Number	Revision
Date: 2019/5/30		Sheet of
File: \\..\8-AUDIO.SchDoc		Drawn By: